
Downsizing of transistors towards its Limit

January 5, 2009


@NIT Calicut

Hiroshi Iwai, Tokyo Institute of Technology

- There were many inventions in the 20th century:
 - Airplane, Nuclear Power generation, Computer,
 - Space aircraft, etc
- However, everything has to be controlled by electronics
- Electronics
 - Most important invention in the 20th century
- What is Electronics: To use electrons,
 Electronic Circuits




Lee De Forest



Electronic Circuits started by the invention of vacuum tube (Triode) in 1906

Thermal electrons from cathode controlled by grid bias




Same mechanism as that of transistor

4 wives of Lee De Forest

1906 Lucille Sheardown 1907 Nora Blatch

1912 Mary Mayo, singer

1930 Marie Mosquini, silent film actress










de FOREST
LEE MARIE
1873 — 1961

Mary

Marie

First Computer Eniac: made of huge number of vacuum tubes 19 Big size, huge power, short life time filament

→ dreamed of replacing vacuum tube with solid-state device



Today's pocket PC made of semiconductor has much higher performance with extremely low power



History of Semiconductor devices


```
1947, 1<sup>st</sup> Point Contact Bipolar Transistor:
                 Ge Semiconductor, Bardeen, Brattin
                                              → Nobel Prize
1948, 1<sup>st</sup> Junction Bipolar Transistor,
                 Ge Semiconductor, Schokley
                                              → Nobel Prize
1958, 1st Integrated Circuits,
               Ge Semiconductor, J.Kilby → Nobel Prize
1959, 1<sup>st</sup> Planar Integrated Circuits,
                             R.Noice
```

1960, 1st MOS Transistor, Kahng, Si Semiconductor 1963, 1st CMOS Circuits, C.T. Sah and F. Wanlass

J. E. LILIENFELD

DEVICES FOR CONTROLLED ELECTRIC CURRENT


Filed March 28, 1928





J.E.LILIENFELD




Capacitor structure with notch











0 bias for gate

Positive bias for gate

Surface Potential (Negative direction)






However, no one could realize MOSFET operation for more than 30 years. Because of very bad interface property between the semiconductor and gate insulator

Even Shockley!

Very bad interface property between the semiconductor and gate insulator



Drain Current was several orders of magnitude sm than expected

Even Shockley!


However, they found amplification phenomenon when investigating Ge surface when putting needles.

This is the 1st Transistor:

Not Field Effect Transistor,

But Bipolar Transistor (another mechanism)

1947: 1st transistor



Bipolar using Ge

J. Bardeen

W. Bratten,




W. Shockley

1958: 1st Integrated Circuit

Jack S. Kilby

Connect 2 bipolar transistors in the Same substrate by bonding wire.







1960: First MOSFET

by D. Kahng and M. Atalla

Top View









1970,71: 1st generation of LSIs

DRAM Intel 1103




MPU Intel 4004



MOS LSI experienced continuous progress for many


years	r experienced continuous progr	less for marry
Nan	Number of Transistors	
1960s	IC (Integrated Circuits)	





1970s LSI (Large Scale Integrated Circuit) ~1,0 VLSI (Very Large Scale IC) ~10,0


1990s ULSI (Ultra Large Scale IC) ~1,000,0

2000s ?LSI (? Large Scale IC) ~1000;000













Inverter

Complimentary MOS



When NMOS is ON, PMOS is OFF When PMOS is ON, NMOS is OFF

CMOS: Low Power: No DC current from Power supply to the ground




1 cycle

$$P = \frac{1}{2} CV_D^2$$

Clock frequency f

$$P = \frac{1}{2} fCV_{D}^{2}$$

2 input NAND Circuit



Needless to say, but....

CMOS Technology:

Indispensible for our human society

Al the human activities are controlled by CMOS

living, production, financing, telecommunication, transportation, medical care, education, entertainment, etc.

Without CMOS:

There is no computer in banks, and world economical activities immediately stop.

Cellarer phone dose not exists

Downsizing of the components has been the driving force for circuit

e	volutior 1900	1950	1960	1970	2000
	Vacuum Tube	Transistor	IC	LSI	ULSI
	10 cm	cm	mm	10 μm	100 nm
	10 ⁻¹ m	10 ⁻² m	10 ⁻³ m	10 ⁻⁵ m	10 ⁻⁷ m

In 100 years, the size reduced by one million times. There have been many devices from stone age. We have never experienced such a tremendous reduction of devices in human history.


Downsizing

- 1. Reduce Capacitance
- → Reduce switching time of MOSFETs
- → Increase clock frequency
 - Increase circuit operation speed
- 2. Increase number of Transistors
- Parallel processing
 - Increase circuit operation speed

Downsizing contribute to the performance increase in double ways

Thus, downsizing of Si devices is the most important and critical issu

Scaling Method: by R. Dennard in 1974




Downscaling merit: Beautiful!

Geometry & Supply voltage	$egin{aligned} L_{g},W_{g}\ T_{ox,}\ V_{dd} \end{aligned}$	K	Scaling K: K=0.7 for example
Drive current in saturation	I _d	K	$I_{d} = V_{sat}W_{g}C_{o}(V_{g}-V_{th}) \qquad C_{o}: gate C per unit area$ $\longrightarrow W_{g}(t_{ox}^{-1})(V_{g}-V_{th}) = W_{g}t_{ox}^{-1}(V_{g}-V_{th}) = KK^{-1}K=K$
I _d per unit W _g	I _d /μm	1	I_d per unit $W_g = I_d / W_g = 1$
Gate capacitance	C _g	K	$C_g = \varepsilon_o \varepsilon_{ox} L_g W_g / t_{ox} \rightarrow KK / K = K$
Switching speed	τ	K	$\tau = C_g V_{dd} / I_d \longrightarrow KK / K = K$
Clock frequency	f	1/K	$f = 1/\tau = 1/K$
Chip area	A _{chip}	α	α : Scaling factor \longrightarrow In the past, α >1 for most cases
Integration (# of Tr)	N	α/K^2	N $\rightarrow \alpha/K^2 = 1/K^2$, when $\alpha=1$
Power per chip	Р	α	fNCV ² /2 \rightarrow K ⁻¹ (αK ⁻²)K (K ¹) ² = α= 1, when α=1

k= 0.7 and α =1		k= 0.7 ² =0.5	5 and	$\alpha = 1$
Single MOFET				
$Vdd \rightarrow 0.7$		Vdd → 0.5		
Lg → 0.7		Lg → 0.5		
$Id \rightarrow 0.7$		\mid Id \rightarrow 0.5		
Cg → 0.7		Cg → 0.5		
P (Power)/Clock	P (Power)/Clock			
,	$0.7^3 = 0.34$	-	→ 0.5	$5^3 = 0.125$
τ (Switching time	\rightarrow 0.7	τ (Switching	ງ time) → 0.5
Chip				
N (# of Tr) \rightarrow	$1/0.7^2 = 2$	N (# of Tr)	-	$1/0.5^2 = 4$
f (Clock) →	1/0.7 = 1.4	f (Clock)	-	1/0.5 = 2
P (Power) →	1	P (Power)	\rightarrow	1

Actual past downscaling trend until year 2000



Vd scaling insufficient, α increased

N, Id, f, P increased significantly

Many people wanted to say about the limit.

Past predictions were not correct!!

Period	Expected limit(size)	Cause
Late 1970's	1μm:	SCE
Early 1980's	0.5μm:	S/D resistance
Early 1980's	0.25μm:	Direct-tunneling of gate Sig
Late 1980's	$0.1\mu m$:	'0.1µm brick wall'(various)
2000	50nm:	'Red brick wall' (various)
2000	10nm:	Fundamental?

Historically, many predictions of the limit of VVSN EXPONENT Shook written 1979 predict that 0.25 micro-meter would be the limit because of direct-tunneling current through the very thin-gate oxide.

INTRODUCTION TO SYSTEMS






C. Mead


L. Conway

VLSI textbook


Finally, there appears to be a fundamental limit 10 of approximately quarter micron channel length, where certain physical effects such as the tunneling through the gate oxide begin to make the devices of smaller dimension unworkable.


Direct-tunneling effect






Direct tunneling leakage w found to be OK! In 1994!








Gate leakage: Ig ∞ Gate Area ∞ Gate length (Lg)

Drain current: Id ∞ 1/Gate length (Lg)

 $Lg \rightarrow small$,

Then, Ig → small, Id → large, Thus, Ig/Id → very small



Do not believe a text book statement, blindly!

Never Give Up!


No one knows future!

There would be a solution!

Think, Think, and Think!

Or, Wait the time!
Some one will think for you


Transistor Scaling Continues



Qi Xinag, ECS 2004,39AM


Downsizing limit?

Channel length?



5 nm gate length CMOS
Is a Real Nano Device!!







75 nm

H. Wakabayashi et.al, NEC

IEDM, 2003







Downsizing limit!

Channel length
Gate oxide thickness

Tunneling distance


3 nm





Prediction now! Electron


Electron wave length



Tunneling distance


10 nm

3 nm



Atom distance

0.3 nm



MOSFET operation


 $Lg = 2 \sim 1.5 \text{ nm}$?

Below this, no one knows future!

Maybe, practical limit around 5 nm.

When Gate length Smaller,

→ Subthrehold Leakage Current Larger




We have to reduce the Log Id Supply voltage. Then Vth should be lowered. $10^{-6}A$ $10^{-7}A$ Subthreshold 10-8A leakage current 10-9 Vth lowering increase Vth Vth

Vg = 0V

Vg(V)

Prediction now! Electron wave length **Practical limit 10** nm for integration **Tunneling** Lg = 5 nm?distance 3 nm **MOSFET** operation $Lg = 2 \sim 1.5 \text{ nm}$? **Atom** distance Below this, $0.3 \, \text{nm}$ no one knows future!

Ultimate limitation



0.8 nm Gate Oxide Thickness MOSFETs operat

0.8 nm: Distance of 3 Si atoms!! PolySi PolySi 1.2nm SiO₂ Silicon

- 1.2nm physical SiO2 in production (90nm logic node)
- 0.8nm physical SiO2 in research transistors


Silicon substrate

By Robert Chau, IWGI 200

So, we are now in the limitation of downsizing?

Do you believe this or do not?

There is a solution! K: Dielectric Constan To use high-k dielectrics



However, very difficult and big challenge!

Remember MOSFET had not been realized without Si/SiO₂!

Choice of High-k elements for oxide

Gas or liquid Candidates | HfO₂ based dielectrics at 1000 K are selected as the first generation Unstable at Si interface Radio active Н He materials, because of $Si + MO_X M + SiO_2$ their merit in Li B $Si + MO_X MSi_X + SiO_2$ 1) band-offset, Ne 2) dielectric constant $Si + MO_X M + MSi_XO_Y$ 3) thermal stability Al Si S CI Ar Ca Sc

K Ca Sc Ti V Cr Mn Fc Co Ni Cu Zn Ga Ge As Se Br Kr
Rh Sr Y Zr Nb Mo Tc Ru Rb Pd Ag Cd In Sn Sb Te I Xe
Cs Ba Hf Ta W Re Os Ir Pt Au Hg Tl Pb Bi Po At Rn

Fr Ra Rf Ha Sg Ns Hs Mt

La Ce Pr Nd _{Pm}SmEu GdTb Dy Ho Er TmYb Lu


Ac Th Pa U Np Pu AmCm Bk Cf Es Fm Md No Lr

R. Hauser, IEDM Short Course, 1999 Hubbard and Schlom, J Mater Res 11 2757 (1996)

La₂O₃ based dielectrics are thought to be the next generation materials, which may not need a thicker interfacial layer

Conduction band offset vs. Dielectric Constan


Leakage Current by Tunneling





XPS measurement by Prof. T. Hattori, INFOS 2003


High-k gate insulator MOSFETs for Intel: EOT=1nm


EOT: Equivalent Oxide Thickness














Choice of High-k elements for oxide

Gas or liquid Candidates | HfO₂ based dielectrics at 1000 K are selected as the first generation Unstable at Si interface Radio active Н He materials, because of $Si + MO_X M + SiO_2$ their merit in Li B $Si + MO_X MSi_X + SiO_2$ 1) band-offset, Ne 2) dielectric constant $Si + MO_X M + MSi_XO_Y$ 3) thermal stability Al Si S CI Ar Ca Sc V Cr Mn Fc Co Ni Cu Zn Ga Ge As Se Br Kr La₂O₃ based Sr Y Zr Nb Mo Tc Ru Rb Pd Ag Cd In Sn Sb Te I Xe dielectrics are

Ta W Re Os Ir Pt Au Hg Tl Pb Bi Po At Rn

Fr Ra Rf Ha Sg Ns Hs Mt

La Ce Pr Nd Pm SmEu GdTb Dy Ho Er TmYb Lu

Cs Ba

Ac Th Pa U Np Pu AmCm Bk Cf Es Fm Md No Lr

R. Hauser, IEDM Short Course, 1999 Hubbard and Schlom, J Mater Res 11 2757 (1996)


thought to be the next

generation materials, which may not need a

thicker interfacial


layer

Gate Leakage vs EOT, (Vg=|1|V)




EOT = 0.48 nm Our results

Transistor with La2O3 gate insulator



EOT=0.37nm

La2O3



 $0.48 \rightarrow 0.37$ nm Increase of Id at 30%


New material research will give us many future possibilities and the most important


for Nano-GMPRigh-k!

New material for Metal gate electrode

New material for High-k gate dielectric

New channel materia New material For Metal S/D





Layers

- 1. Si substrate
- 2. Field oxide
- 3. Gate oxide
- 4. Poly Si
- 5. S/D
- 6. Interlayer
- 7. Aluminum
- 8. Passivation

Materials


- 1. Si
- 2. SiO₂
- 3. BPSG
- 4. Al
- 5. PSG

Atoms

- 1. Si
- **2. O**
- 3. P
- 4. B
- 5. AI

Just examples! Many other candidates


New materials



Y. Nishi, Si Nano Workshop, 2006,

Now: After 45 Years from the 1st single MOSFI

32 Gb and 16Gb NAND, SAMSUNG







Samsung's NAND flash trend

32Gbit 40nm			
16Gbit	50nm	2005	2006
8Gbit	60nm	2004	2005
4Gbit	70nm	2003	2004
2Gbit	90nm	2002	2003
1Gbit	100nm	2001	2002
512Mbit	120nm	2000	2001
Capacity Production		1 st Fabrication	

256Gbit 20nm


Even Tbit would be possible in future!

Already 32 Gbit:


larger than that of world population comparable for the numbers of neurons in human brain

Samsung announced 256 Gbit will be produced in 2010. Only 4 years from now.

256Gbit: larger than those of # of stars in galaxies



More Moore and More than Moore





Question what is the other side of the cloud?


ITRS 2005 Edition

http://strj-jeita.elisasp.net/pdf_ws_2005nendo/9A_WS2005IRC_Ishiuchi.pdf

FinFET to Nanowire








Channel conductance is well controlled by Gate even at L=5nm

- -There will be still 4~6 cycles (or technology generations) left until we reach 11 ~ 5.5 nm technologies, at which we will reach downscaling limit, in some year between 2020-30 (H. Iwai, IWJT2008).
- -Even After reaching the down-scaling limit, we could still continue R & D, seeking sufficiently higher Id-sat under low Vdd.
- -Two candidates have emerged for R & D
 - 1. Nanowire/tube MOSFETs
 - 2. Alternative channel MOSFETs (III-V, Ge)
- Other Beyond CMOS devices are still in the cloud.



ITRS figure edited by Iwai

67

67

Si nanowire FET with Semi-1D Ballistic Transport

Merit of Si-nanowire

Source: Y. Lee., T. Nagata., K. Kakushima., K. Shiraishi, and H. Iwai, IWDTF 2008, Tokyo, November, 2008

Trade off

Carrier scattering probability


Small

Large


of quantum channel

Good control of Isd-leak by Source Surrounding gate

Increase in Ion (Id-sat)



Multiple quantum channel (QC) used for conduction



High-density lateral and vertical integration

Selection of MOSFET structure for high conduction: Nano-wire or Nano-tube FETs is promising

3 methods to realize High-conduction at Low voltage M1. Use 1D ballistic conduction

M2. Increase number of quantum channel

M3. Increase the number of wire or tube per area 3D integration of wire and tubes

For suppression of loff, the Nanowire/tube is also good.


1D conduction per one quantum channel:

 $G = 2e^2/h = 77.8 \mu S/wire$ or tube regardless of gate length and channel material


That is 77.8 μA/wire at 1V supply

This an extremely high value

However, already 20mA/wire was obtained experimentaly by Samsung





Increase the Number of quantum channels




Maximum number of wires per 1 µm

Front gate type MOS $\,^{165}$ wires $/\mu m$ **Surrounded gate 30nm** 33 wires/µm type MOS








Increase the number of wires towards vertical dimension




Our new roadmap









Dragonfly is further high performance



Thank you for your attention!